| Abstract | .... 2 | |
| 1 | Introduction | .... 2 |
| 2 | IPU Architecture | .... 3 |
| 2.1 | Tagged data and type checking | .... 3 |
| 2.2 | Instructions and Pipeline Execution | .... 4 |
| 2.3 | Macro call and internal instruction | .... 4 |
| 2.4 | Dynamic test stage change | .... 5 |
| 2.5 | MRB support | .... 6 |
| 3 | Memory Architecture | .... 6 |
| 3.1 | Cache and bus protocols | .... 6 |
| 3.2 | Exclusive control operation | .... 6 |
| 4 | Network Architecture | .... 7 |
| 4.1 | Network interface unit | .... 7 |
| 4.2 | Inter-cluster network connection | .... 7 |
| 5 | The KL1 Language Prcessing System for PIM/p | .... 8 |
| 5.1 | Change for PIM/p | .... 8 |
| 5.2 | Compiler | .... 8 |
| 5.3 | Run-time Support Routines | .... 10 |
| 6 | Evalaution | .... 11 |
| 7 | Conclusion | .... 11 |
| Acknowledgement | .... 12 | |
| References | .... 12 |
ICOT研究論文(TR)一覧に戻る / Back to the list of ICOT Technical Reports